We investigated the reliability of polycrystalline silicon (poly-Si) thin-film transistors (TFTs) fabricated by an ultra lowtemperature process below 200 C. Their comparatively high reliability was confirmed. It was found by emission observation that hot carriers were hardly generated under the drain avalanche condition. The Joule heating effect was also hardly observed under DC stress at high drain and gate voltage stress. These results show that the hot carrier and Joule heating effects are not the predominant causes of the degradation of ultra low-temperature TFTs. The new degradation mode of the threshold voltage shift by a vertical electric field was found to be dominant in ultra low-temperature TFT.
Introduction
Low-temperature polycrystalline silicon thin-film transistors (poly-Si TFTs) are promising materials for high performance displays such as high resolution and system on panel 1) because of the high mobility as compared with amorphous Si (a-Si) and the possibility of fabricating complimentary metal-oxide-semiconductor (CMOS) transistors. Liquid crystal displays (LCDs) with integrated drivers fabricated using low-temperature poly-Si TFTs are already used in mobile devices such as mobile phones, digital still cameras and notebook-type computers. Recently, flexible devices using low-temperature TFTs fabricated on flexible substrates, such as plastic, have been widely investigated due to the possibility of their low-temperature (<600 C) fabrication. [2] [3] [4] However, to fabricate low-temperature polySi TFTs on plastic substrates, the process temperature must be decreased to 200 C. 3) Not only improving the drivability but also the reliability determined by an electrical test is particularly important. Previously, it was reported that the poly-Si TFTs on a plastic substrate ( Fig. 1 ) fabricated at an ultra low-temperature lower than 200 C show high performance. 3, 4) However, the reliability of poly-Si TFTs fabricated by an ultra low-temperature process has not been investigated yet.
In this paper, we report the reliability of ultra lowtemperature poly-Si TFTs fabricated on a quartz substrate.
Experiments
Top gate-type n-and p-channel TFTs were fabricated. For the channel layer, amorphous Si films with a thickness of 50 nm were deposited at room temperature by RF magnetron sputtering with Xe plasma. Due to the fact that the mass of Xe gas is approximately threefold larger than that of Ar gas, Xe gas is more difficult to incorporate into amorphous silicon (a-Si) films by sputtering than Ar gas. An a-Si film was crystallized by excimer laser annealing ( ¼ 308 nm). Gate oxide with a thickness of 100 nm was deposited by chemical vapor deposition (CVD) at 170 C using inductively coupled plasma (ICP). ICP-CVD enables the fabrication of a high quality gate oxide film and a Si/SiO 2 interface due to the use of high density plasma. Previously, it was reported that a high break down voltage of more than 8 MV/ cm is obtained in the gate oxide deposited by ICP-CVD. [3] [4] [5] After depositing Al:Nd as the gate electrode by sputtering, the source and drain were doped by ion implantation at a dose of 5 Â 10 15 cm À2 , and activated by low-energy density excimer laser irradiation. Forming gas annealing was performed at 200 C. This is the maximum temperature in this process.
For comparison, we prepared a control sample by the conventional method: an amorphous silicon film (85 nm) was crystallized by ELA and gate oxide (95 nm) was deposited by thermal CVD. The maximum process temperature was 450 C. Figure 2 shows the initial electrical characteristics (transfer curve and field effect mobility) of ultra low-temperature TFTs fabricated by this process. As a result, we obtained the field effect motilities of 47 and 15 cm 2 V À1 s À1 for n-and p-channel TFTs, respectively.
In this study, we mainly evaluated single-gate-type nchannel TFTs with a channel width (W) of 20 mm and a channel length (L) of 8 mm. The transfer characteristics were measured by sweeping the gate voltage from À10 to 15 V and À15 to 10 V for n-and p-channel TFTs in the linear region (V d ¼ 0:1 V), respectively. In this study, we defined a For the analysis of the degradation mechanism, an emission microscope (Phemos 200) and an infrared thermal imaging system (Infrascope II) were used.
Results and Discussion

Hot carrier effect
The degradation by hot carriers is one of the most serious problems that affect the reliability of low-temperature polySi TFTs.
6) Impact ionization of electrons occurs due to the high electric field around the drain edge, and carriers with high energy are injected into the channel layer or gate oxide film, which results in the degradation of the electrical characteristics of TFTs. The hot carrier effect mainly decreases ON current and mobility in conventional n-channel low-temperature TFTs, 7) and increases OFF current. In pchannel TFTs, OFF current markedly increases, and ON current and mobility slightly increase. 8) DC stress was applied to evaluate the degradation induced by the hot carrier effect. We used a stress drain voltage of 15 V and a stress gate voltage of the threshold voltage. Stress time was 1000 s. Figures 3(a) and 3(b) show the degradation induced by the DC stress in n-channel TFTs with W=L ¼ 20=8 mm and in p-channel TFTs with W=L ¼ 20=20 mm, respectively, which were fabricated by the ultra lowtemperature process. Figure 3 (c) shows degradation in a control sample of n-channel TFTs with W=L ¼ 12=12 mm. In the control sample, the typical degradation effect of ON current decrease induced by hot carriers was observed. The threshold voltage shift was hardly confirmed. On the other hand, n-channel TFTs fabricated by the ultra low-temperature process showed a marked shift in threshold voltage, in addition to a decrease in ON current. P-channel TFTs fabricated by the ultra low-temperature process showed a very small degradation, compared with n-channel ultra low-temperature TFTs. Although a slight decrease in OFF current was observed, increases in ON current and mobility were not confirmed. These results suggest a degradation mode different from the typical degradation mode in ultra low-temperature TFTs.
We observed photoemission under an emission micro- scope (Phemos-200) to examine the generation of hot carriers in ultra low-temperature TFTs. It was reported that photoemission can be observed under the drain avalanche condition in low temperature TFTs. 7) We can observe the intensity and spot of photoemission using a charge-coupled device (CCD) camera attached to the emission microscope. This system can detect photoemission in the wavelength range from 400 to 1100 nm. Figures 4(a) and 4(b) show the emission images obtained at Fig. 4(c) . Therefore, this result shows that hot carriers are hardly generated under the drain avalanche condition in ultra low-temperature poly-Si TFTs.
To confirm that the degradation observed in ultra lowtemperature TFTs is not predominantly induced by the hot carrier effect, we performed the stress test under the drain avalanche condition (V d ¼ 15 V, V g ¼ V th ) on n-channel dual-gate-type TFTs fabricated by the same ultra lowtemperature process, as shown in Fig. 5(a) . Dual-gate-type TFTs have a higher immunity to the hot-carrier-induced degradation than single gate type due to a decrease in electric field. Figure 5(b) shows the degradation in transfer curve induced by DC stress. The improvement in immunity to degradation was not observed in dual-gate-type TFTs. These results suggest that the hot carrier effect is not the main cause of the degradation in ultra low-temperature TFTs.
Joule heating effect
The degradation phenomenon by self-heating is one of the serious problems in low-temperature poly-Si TFTs fabricated on a glass or plastic substrate with a poor thermal conductivity. Self-heating by the Joule heating effect results in the degradation of poly-Si films and the injection of electrons into the gate oxide film. 6, [9] [10] [11] We analyzed the temperature profile under DC stress using an infrared imaging system (Infra scopeII) equipped with an InSb detector with a 256 Â 256 pixel CCD camera. The detector's sensitivity was 3 -5 mm in wavelength. The measurement temperature was 40 -250 C with a sensitivity of 0.1 K. dition. 10) At V d ¼ V g ¼ 15 V, the maximum temperature was approximately 50 C, which was equal to stage temperature, in n-channel ultra low-temperature TFTs. At V d ¼ V g ¼ 20 V, the maximum temperature of 90 C was observed. In the control sample, the maximum temperature of approximately 200 C was observed as shown in Fig. 6(c) . This result suggests the Joule heating effect is not the main cause of degradation of ultra low-temperature TFTs.
Degradation mechanism
In n-channel TFTs fabricated by the ultra low-temperature process, a marked shift in threshold voltage different from that in the typical degradation was observed. It was confirmed that the hot carrier and joule heating effects are not the predominant causes of the degradation.
To clarify the degradation mechanism, we separated the effects in terms of the horizontal and vertical electric fields. An electrical test was performed under the DC stress of stress only) for ultra low-temperature TFTs, as shown in Figs. 7(a) and 7(b) . Stress time was 1000 s. Figure 8 shows the degradation of the transfer curve under the V d stress only and V g stress only. A marked decrease in ON current was observed under the V g only stress. Figure 9 shows the threshold voltage shift and subthreshold slope shift for the same stress. In particularly, the threshold voltage shift was marked under the V g stress only. These results are consistent with the results of the electrical test under the drain avalanche stress condition. Therefore, these results suggest that the vertical electric field mainly causes the degradation of ultra low-temperature TFTs. Electrons were injected into the gate oxide film and were trapped in the Si/SiO 2 interface by the vertical electric field, as shown in Fig. 10 . Because of the ultra low-temperature process, hydrogenation treatment can not be performed at a sufficient high temperature to improve the quality of the SiO 2 film and Si/SiO 2 interface. Improving the quality of the gate oxide and Si/SiO 2 interface will be necessary to obtain high reliability and to realize the fabrication of flexible display using low-temperature poly-Si TFTs.
Conclusions
We investigated the reliability of ultra low-temperature poly-Si TFTs fabricated at lower than 200 C on a quartz substrate. Under DC stress, a higher reliability of these TFTs than conventional TFT was confirmed. In particularly, p-channel TFT fabricated by the ultra low-temperature process showed a very small degradation under the drain avalanche stress condition. In n-channel TFT fabricated by 
the ultra low-temperature process, the degradation mode with a marked threshold voltage shift different from the typical degradation mode induced by hot carriers was observed under the same stress condition. The photoemission due to the generation of hot carriers was hardly observed under the drain avalanche stress condition (V d ¼ 15 V, V g ¼ V th ). Moreover, Joule heating was also hardly observed under the stress of V d ¼ V g ¼ 15 V. These results suggest that the hot carrier and Joule heating effects are not the predominant causes of the degradation. In addition, the marked shift in threshold voltage may be caused by the vertical electric field. The vertical electric field accelerates injection of the electrons into the gate oxide film and traps them in the Si/SiO 2 interface.
This study showed that the improvement of gate oxide film and Si/SiO 2 interface properties is very important to realize the fabrication of ultra low-temperture poly-Si TFTs with high reliability. 
